

WHAT IS CLAIMED IS:

1. A method of verifying a design for a microcircuit, the method comprising:

beginning random simulation of a sequence of states of a microcircuit design by

5 inputting a sequence of random input vectors to a random simulation model to obtain a
sequence of random simulation states;

monitoring a simulation coverage progress metric to determine on a basis of said
sequence of random simulation states a preference for beginning formal simulation of a
sequence of states of said microcircuit design;

10 beginning formal simulation of a sequence of states of said microcircuit design by
using formal simulation methods to simulate a sequence of formal simulation states in a
formal simulation model of said microcircuit design;

monitoring a formal coverage progress metric to determine on a basis of said
sequence of formal simulation states a preference for resuming random simulation of
15 states of said microcircuit design; and

resuming said generation of said random input vector sequence for said random
simulation model of a microcircuit design and said simulating of a sequence of random
simulation states of said microcircuit design caused by inputting said random input vector
sequence to said random simulation model.

20

2. The method of Claim 1, wherein said random simulation model and said formal simulation model are the same.

3. The method of Claim 1, wherein said simulating a sequence of formal simulation states comprises the use of symbolic simulation.

4. The method of Claim 1, wherein said simulating a sequence of formal simulation states comprises the use of satisfiability techniques.

5. The method of Claim 1, wherein said simulating a sequence of formal simulation states comprises the use of symbolic simulation and satisfiability techniques.

6. The method of Claim 1, wherein said beginning of formal simulation is initiated by simulating in said formal simulation model a state of said microcircuit design previously simulated by inputting at least a portion of said random input vector sequence to said random simulation model.

7. The method of Claim 1, further comprising proving at least one of a set of previously-defined goal states of said microcircuit design unreachable.

8. The method of Claim 1, wherein said process of monitoring said simulation coverage progress metric, beginning formal simulation, monitoring said formal coverage progress metric, and resuming said random simulation is continued until a previously-defined set of goal states of said microcircuit design are simulated or proved not

5 reachable.

9. A method of verifying a design for a microcircuit, the method performed by a data processing system and comprising:

beginning random simulation of a sequence of states of a microcircuit design by

10 inputting a sequence of random input vectors to a random simulation model to obtain a sequence of random simulation states;

monitoring a simulation coverage progress metric to determine on a basis of said sequence of random simulation states a preference for beginning formal simulation of a sequence of states of said microcircuit design;

15 beginning formal simulation of a sequence of states of said microcircuit design by using formal simulation methods to simulate a sequence of formal simulation states in a formal simulation model of said microcircuit design;

monitoring a formal coverage progress metric to determine on a basis of said sequence of formal simulation states a preference for resuming random simulation of

20 states of said microcircuit design; and

resuming said generation of said random input vector sequence for said random simulation model of a microcircuit design and said simulating of a sequence of random simulation states of said microcircuit design caused by inputting said random input vector sequence to said random simulation model.

5

10. The method of Claim 9, wherein said random simulation model and said formal simulation model are the same.

11. The method of Claim 9, wherein said simulating a sequence of formal simulation states comprises the use of symbolic simulation.

10

12. The method of Claim 9, wherein said simulating a sequence of formal simulation states comprises the use of satisfiability techniques.

13. The method of Claim 9, wherein said simulating a sequence of formal simulation states comprises the use of symbolic simulation and satisfiability techniques.

15

14. The method of Claim 9, wherein said beginning of formal simulation is initiated by simulating in said formal simulation model a state of said microcircuit design previously simulated by inputting at least a portion of said random input vector sequence to said

20

random simulation model.

15. The method of Claim 9, further comprising proving at least one of a set of previously-defined goal states of said microcircuit design unreachable.

5

16. The method of Claim 9, wherein said process of monitoring said simulation coverage progress metric, beginning formal simulation, monitoring said formal coverage progress metric, and resuming said random simulation is continued until a previously-defined set of goal states of said microcircuit design are simulated or proved not
10 reachable.

17. A data processing system for verifying a design for a microcircuit, the system comprising:

a circuit configured for random simulation of a sequence of states of a microcircuit

15 design by inputting a sequence of random input vectors to a random simulation model to obtain a sequence of random simulation states;

a circuit configured for monitoring a simulation coverage progress metric to determine on a basis of said sequence of random simulation states a preference for beginning formal simulation of a sequence of states of said microcircuit design;

20 a circuit configured for beginning formal simulation of a sequence of states of said

microcircuit design by using formal simulation methods to simulate a sequence of formal simulation states in a formal simulation model of said microcircuit design;

a circuit configured for monitoring a formal coverage progress metric to determine on a basis of said sequence of formal simulation states a preference for resuming random

5 simulation of states of said microcircuit design; and

a circuit configured for resuming said generation of said random input vector sequence for said random simulation model of a microcircuit design and said simulating of a sequence of random simulation states of said microcircuit design caused by inputting said random input vector sequence to said random simulation model.

10

18. The system of Claim 17, wherein said random simulation model and said formal simulation model are the same.

19. The system of Claim 17, wherein said simulating a sequence of formal simulation states comprises the use of symbolic simulation.

15

20. The system of Claim 17, wherein said simulating a sequence of formal simulation states comprises the use of satisfiability techniques.

20

21. The system of Claim 17, wherein said simulating a sequence of formal simulation

states comprises the use of symbolic simulation and satisfiability techniques.

22. The system of Claim 17, wherein said beginning of formal simulation is initiated by simulating in said formal simulation model a state of said microcircuit design

5 previously simulated by inputting at least a portion of said random input vector sequence to said random simulation model.

23. The system of Claim 17, further comprising a circuit configured for proving at least one of a set of previously-defined goal states of said microcircuit design

10 unreachable.

24. The system of Claim 17, wherein said circuits are configured such that said process of monitoring said simulation coverage progress metric, beginning formal simulation, monitoring said formal coverage progress metric, and resuming said random

15 simulation is continued until a previously-defined set of goal states of said microcircuit design are simulated or proved not reachable.

25. A computer program product comprising a computer usable medium having computer readable code embodied therein for verifying a design for a microcircuit, the

20 computer program product comprising:

computer readable program code devices configured to cause a computer to effect random simulation of a sequence of states of a microcircuit design by inputting a sequence of random input vectors to a random simulation model to obtain a sequence of random simulation states;

5 computer readable program code devices configured to cause a computer to effect monitoring of a simulation coverage progress metric to determine on a basis of said sequence of random simulation states a preference for beginning formal simulation of a sequence of states of said microcircuit design;

10 computer readable program code devices configured to cause a computer to effect beginning formal simulation of a sequence of states of said microcircuit design by using formal simulation methods to simulate a sequence of formal simulation states in a formal simulation model of said microcircuit design;

15 computer readable program code devices configured to cause a computer to effect monitoring a formal coverage progress metric to determine on a basis of said sequence of formal simulation states a preference for resuming random simulation of states of said microcircuit design; and

20 computer readable program code devices configured to cause a computer to effect resuming said generation of said random input vector sequence for said random simulation model of a microcircuit design and said simulating of a sequence of random simulation states of said microcircuit design caused by inputting said random input vector

sequence to said random simulation model.

26. The product of Claim 25, wherein said random simulation model and said formal simulation model are the same.

5

27. The product of Claim 25, wherein said simulating a sequence of formal simulation states comprises the use of symbolic simulation.

28. The product of Claim 25, wherein said simulating a sequence of formal simulation states comprises the use of satisfiability techniques.

10

29. The product of Claim 25, wherein said simulating a sequence of formal simulation states comprises the use of symbolic simulation and satisfiability techniques.

30. The product of Claim 25, wherein said beginning of formal simulation is initiated by simulating in said formal simulation model a state of said microcircuit design previously simulated by inputting at least a portion of said random input vector sequence to said random simulation model.

15

31. The product of Claim 25, further comprising proving at least one of a set of

20

previously-defined goal states of said microcircuit design unreachable.

32. The product of Claim 25, wherein said process of monitoring said simulation coverage progress metric, beginning formal simulation, monitoring said formal coverage

5 progress metric, and resuming said random simulation is continued until a previously-defined set of goal states of said microcircuit design are simulated or proved unreachable.

33. The method of Claim 1, wherein:

10 said beginning of said formal simulation of a sequence of states is initiated from a start state;

said formal simulation of a sequence of states of said microcircuit design comprises simulating a state defined as a goal state; and

15 resuming said generation of said random input vector sequence for said random simulation model of a microcircuit design and said simulating of a sequence of random simulation states of said microcircuit design comprises simulating in said random simulation model a sequence of states simulated in said formal simulation model, starting with said start state and comprising said goal state.

34. The method of Claim 9, wherein:

20 said beginning of said formal simulation of a sequence of states is initiated from a

start state;

said formal simulation of a sequence of states of said microcircuit design

comprises simulating a state defined as a goal state; and

resuming said generation of said random input vector sequence for said random

5 simulation model of a microcircuit design and said simulating of a sequence of random

simulation states of said microcircuit design comprises simulating in said random

simulation model a sequence of states simulated in said formal simulation model, starting

with said start state and comprising said goal state.

10 35. The system of Claim 17, wherein:

said beginning of said formal simulation of a sequence of states is initiated from a
start state;

said formal simulation of a sequence of states of said microcircuit design

comprises simulating a state defined as a goal state; and

15 resuming said generation of said random input vector sequence for said random

simulation model of a microcircuit design and said simulating of a sequence of random

simulation states of said microcircuit design comprises simulating in said random

simulation model a sequence of states simulated in said formal simulation model, starting

with said start state and comprising said goal state.

20

36. The product of Claim 25, wherein:

said beginning of said formal simulation of a sequence of states is initiated from a start state;

said formal simulation of a sequence of states of said microcircuit design

5 comprises simulating a state defined as a goal state; and

resuming said generation of said random input vector sequence for said random simulation model of a microcircuit design and said simulating of a sequence of random simulation states of said microcircuit design comprises simulating in said random simulation model a sequence of states simulated in said formal simulation model, starting
10 with said start state and comprising said goal state.